## Features

- High Performance, Low Power AVR ${ }^{\circledR}$ 8-Bit Microcontroller
- Advanced RISC Architecture
- 131 Powerful Instructions - Most Single Clock Cycle Execution
- 32 x 8 General Purpose Working Registers
- Fully Static Operation
- Up to 20 MIPS Throughput at 20 MHz
- On-chip 2-cycle Multiplier
- Non-volatile Program and Data Memories
- 4/8/16/32K Bytes of In-System Self-Programmable Flash (ATmega48P/88P/168P/328P)

Endurance: 10,000 Write/Erase Cycles

- Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
- 256/512/512/1K Bytes EEPROM (ATmega48P/88P/168P/328P) Endurance: 100,000 Write/Erase Cycles
- 512/1K/1K/2K Byte Internal SRAM (ATmega48P/88P/168P/328P)
- Programming Lock for Software Security
- Peripheral Features
- Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
- One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
- Real Time Counter with Separate Oscillator
- Six PWM Channels
- 8-channel 10-bit ADC in TQFP and QFN/MLF package Temperature Measurement
- 6-channel 10-bit ADC in PDIP Package Temperature Measurement
- Programmable Serial USART
- Master/Slave SPI Serial Interface
- Byte-oriented 2-wire Serial Interface (Philips $\mathrm{I}^{2} \mathrm{C}$ compatible)
- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-chip Analog Comparator
- Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
- Power-on Reset and Programmable Brown-out Detection
- Internal Calibrated Oscillator
- External and Internal Interrupt Sources
- Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
- 23 Programmable I/O Lines
- 28-pin PDIP, 32-lead TQFP, 28-pad QFN/MLF and 32-pad QFN/MLF
- Operating Voltage:
- 1.8-5.5V for ATmega48PV/88PV/168PV/328PV
- 2.7-5.5V for ATmega48P/88P/168P/328P
- Temperature Range:
$--40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Speed Grade:
- ATmega48PV/88PV/168PV/328PV: 0-4 MHz @ 1.8-5.5V, 0-10 MHz @ 2.7-5.5V
- ATmega48P/88P/168P/328P: 0-10 MHz @ 2.7-5.5V, 0-20 MHz @ 4.5-5.5V
- Low Power Consumption
- Active Mode:
$1 \mathrm{MHz}, 1.8 \mathrm{~V}:$ TBD $\mu \mathrm{A}$
$32 \mathrm{kHz}, 1.8 \mathrm{~V}$ : TBD $\mu \mathrm{A}$ (including Oscillator)
- Power-down Mode: TBD $\mu \mathrm{A}$ at 1.8 V


## 1. Pin Configurations

Figure 1-1. Pinout ATmega48P/88P/168P/328P


# ATmega48P/88P/168P/328P 

### 1.1 Pin Descriptions

### 1.1.1 VCC

Digital supply voltage.

### 1.1.2 GND

Ground.

### 1.1.3 Port B (PB7:0) XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.
Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7.. 6 is used as TOSC2.. 1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 83 and "System Clock and Clock Options" on page 27.

### 1.1.4 Port C (PC5:0)

Port C is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC5.. 0 output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port $C$ pins are tri-stated when a reset condition becomes active, even if the clock is not running.

### 1.1.5 PC6/RESET

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C .

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 27-3 on page 316. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated in "Alternate Functions of Port C" on page 86.

### 1.1.6 Port D (PD7:0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

The various special features of Port D are elaborated in "Alternate Functions of Port D" on page 89.
1.1.7 $\quad \mathrm{AV}_{\mathrm{cc}}$
$A V_{C C}$ is the supply voltage pin for the $A / D$ Converter, PC3:0, and ADC7:6. It should be externally connected to $\mathrm{V}_{\mathrm{CC}}$, even if the ADC is not used. If the ADC is used, it should be connected to $\mathrm{V}_{\mathrm{CC}}$ through a low-pass filter. Note that PC6.. 4 use digital supply voltage, $\mathrm{V}_{\mathrm{cc}}$.
1.1.8 AREF

AREF is the analog reference pin for the A/D Converter.
1.1.9 ADC7:6 (TQFP and QFN/MLF Package Only)

In the TQFP and QFN/MLF package, ADC7:6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.

### 1.2 Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

## ATmega48P/88P/168P/328P

## 2. Overview

The ATmega48P/88P/168P/328P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega48P/88P/168P/328P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

### 2.1 Block Diagram

Figure 2-1. Block Diagram


The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting
architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega48P/88P/168P/328P provides the following features: $4 \mathrm{~K} / 8 \mathrm{~K} / 16 \mathrm{~K} / 32 \mathrm{~K}$ bytes of In System Programmable Flash with Read-While-Write capabilities, 256/512/512/1K bytes EEPROM, $512 / 1 \mathrm{~K} / 1 \mathrm{~K} / 2 \mathrm{~K}$ bytes SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte-oriented 2-wire Serial Interface, an SPI serial port, a 6 -channel 10-bit ADC ( 8 channels in TQFP and QFN/MLF packages), a programmable Watchdog Timer with internal Oscillator, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, USART, 2-wire Serial Interface, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega48P/88P/168P/328P is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega48P/88P/168P/328P AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

### 2.2 Comparison Between ATmega48P, ATmega88P, ATmega168P, and ATmega328P

The ATmega48P, ATmega88P, ATmega168P, and ATmega328P differ only in memory sizes, boot loader support, and interrupt vector sizes. Table 2-1 summarizes the different memory and interrupt vector sizes for the three devices.

Table 2-1. Memory Size Summary

| Device | Flash | EEPROM | RAM | Interrupt Vector Size |
| :--- | :--- | :--- | :--- | :--- |
| ATmega48P | 4K Bytes | 256 Bytes | 512 Bytes | 1 instruction word/vector |
| ATmega88P | 8K Bytes | 512 Bytes | 1K Bytes | 1 instruction word/vector |
| ATmega168P | 16K Bytes | 512 Bytes | 1K Bytes | 2 instruction words/vector |
| ATmega328P | 32K Bytes | 1K Bytes | 2K Bytes | 2 instructions words/vector |

ATmega88P, ATmega168P, and ATmega328P support a real Read-While-Write Self-Programming mechanism. There is a separate Boot Loader Section, and the SPM instruction can only execute from there. In ATmega48P, there is no Read-While-Write support and no separate Boot Loader Section. The SPM instruction can execute from the entire Flash.

## ATmega48P/88P/168P/328P

## 3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.
4. Register Summary

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0xFF) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xFE) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xFD) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xFC) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xFB) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xFA) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF9) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF8) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF7) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF6) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF5) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF4) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF3) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF2) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF1) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xFO) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xEF) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xEE) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xED) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xEC) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xEB) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xEA) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE9) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE8) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE7) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE6) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE5) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE4) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE3) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE2) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE1) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE0) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xDF) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xDE) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xDD) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xDC) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xDB) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xDA) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xD9) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xD8) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xD7) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xD6) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xD5) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xD4) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xD3) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xD2) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xD1) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xD0) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xCF) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xCE) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xCD) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xCC) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xCB) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xCA) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xC9) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xC8) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xC7) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xC6) | UDR0 |  |  |  | USART | Register |  |  |  | 196 |
| (0xC5) | UBRROH |  |  |  |  |  | USART Baud | te Register High |  | 200 |
| (0xC4) | UBRROL |  |  |  | SART Ba | Register L |  |  |  | 200 |
| (0xC3) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xC2) | UCSROC | UMSEL01 | UMSELOO | UPM01 | UPM00 | USBSO | UCSZ01 UDORDO | UCSZ00 / UCPHAO | UCPOLO | 198/213 |
| (0xC1) | UCSROB | RXCIE0 | TXCIE0 | UDRIE0 | RXENO | TXENO | UCSZ02 | RXB80 | TXB80 | 197 |
| (0xC0) | UCSROA | RXC0 | TXCO | UDRE0 | FEO | DOR0 | UPE0 | U2X0 | MPCM0 | 196 |


| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0xBF) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xBE) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xBD) | TWAMR | TWAM6 | TWAM5 | TWAM4 | TWAM3 | TWAM2 | TWAM1 | TWAM0 | - | 245 |
| (0xBC) | TWCR | TWINT | TWEA | TWSTA | TWSTO | TWWC | TWEN | - | TWIE | 242 |
| (0xBB) | TWDR | 2-wire Serial Interface Data Register |  |  |  |  |  |  |  | 244 |
| (0xBA) | TWAR | TWA6 | TWA5 | TWA4 | TWA3 | TWA2 | TWA1 | TWA0 | TWGCE | 245 |
| (0xB9) | TWSR | TWS7 | TWS6 | TWS5 | TWS4 | TWS3 | - | TWPS1 | TWPS0 | 244 |
| (0xB8) | TWBR | 2-wire Serial Interface Bit Rate Register |  |  |  |  |  |  |  | 242 |
| (0xB7) | Reserved | - |  | - | - | - | - | - | - |  |
| (0xB6) | ASSR | - | EXCLK | AS2 | TCN2UB | OCR2AUB | OCR2BUB | TCR2AUB | TCR2BUB | 165 |
| (0xB5) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xB4) | OCR2B | Timer/Counter2 Output Compare Register B |  |  |  |  |  |  |  | 163 |
| (0xB3) | OCR2A | Timer/Counter2 Output Compare Register A |  |  |  |  |  |  |  | 163 |
| (0xB2) | TCNT2 | Timer/Counter2 (8-bit) |  |  |  |  |  |  |  | 163 |
| (0xB1) | TCCR2B | FOC2A | FOC2B | - | - | WGM22 | CS22 | CS21 | CS20 | 162 |
| (0xB0) | TCCR2A | COM2A1 | COM2AO | COM2B1 | COM2B0 | - | - | WGM21 | WGM20 | 159 |
| (0xAF) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xAE) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xAD) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xAC) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xAB) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xAA) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA9) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA8) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA7) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA6) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA5) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA4) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA3) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA2) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA1) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA0) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x9F) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x9E) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x9D) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x9C) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x9B) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x9A) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x99) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x98) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x97) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x96) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x95) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x94) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x93) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x92) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x91) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x90) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x8F) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x8E) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x8D) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x8C) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x8B) | OCR1BH | Timer/Counter1 - Output Compare Register B High Byte |  |  |  |  |  |  |  | 139 |
| (0x8A) | OCR1BL | Timer/Counter1 - Output Compare Register B Low Byte |  |  |  |  |  |  |  | 139 |
| (0x89) | OCR1AH | Timer/Counter1 - Output Compare Register A High Byte |  |  |  |  |  |  |  | 139 |
| (0x88) | OCR1AL | Timer/Counter1 - Output Compare Register A Low Byte |  |  |  |  |  |  |  | 139 |
| (0x87) | ICR1H | Timer/Counter1 - Input Capture Register High Byte |  |  |  |  |  |  |  | 140 |
| (0x86) | ICR1L | Timer/Counter1 - Input Capture Register Low Byte |  |  |  |  |  |  |  | 140 |
| (0x85) | TCNT1H | Timer/Counter1 - Counter Register High Byte |  |  |  |  |  |  |  | 139 |
| (0x84) | TCNT1L | Timer/Counter1 - Counter Register Low Byte |  |  |  |  |  |  |  | 139 |
| (0x83) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x82) | TCCR1C | FOC1A | FOC1B | - | - | - | - | - | - | 138 |
| (0x81) | TCCR1B | ICNC1 | ICES1 | - | WGM13 | WGM12 | CS12 | CS11 | CS10 | 137 |
| (0x80) | TCCR1A | COM1A1 | COM1A0 | COM1B1 | COM1B0 | - | - | WGM11 | WGM10 | 135 |
| (0x7F) | DIDR1 | - | - | - | - | - | - | AIN1D | AINOD | 250 |
| (0x7E) | DIDR0 | - | - | ADC5D | ADC4D | ADC3D | ADC2D | ADC1D | ADCOD | 267 |

An血髙

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0x7D) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x7C) | ADMUX | REFS1 | REFSO | ADLAR | - | MUX3 | MUX2 | MUX1 | MUX0 | 263 |
| (0x7B) | ADCSRB | - | ACME | - | - | - | ADTS2 | ADTS1 | ADTS0 | 266 |
| (0x7A) | ADCSRA | ADEN | ADSC | ADATE | ADIF | ADIE | ADPS2 | ADPS1 | ADPS0 | 264 |
| (0x79) | ADCH | ADC Data Register High byte |  |  |  |  |  |  |  | 266 |
| (0x78) | ADCL | ADC Data Register Low byte |  |  |  |  |  |  |  | 266 |
| (0x77) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x76) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x75) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x74) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x73) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x72) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x71) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x70) | TIMSK2 | - | - | - | - | - | OCIE2B | OCIE2A | TOIE2 | 164 |
| (0x6F) | TIMSK1 | - | - | ICIE1 | - | - | OCIE1B | OCIE1A | TOIE1 | 140 |
| (0x6E) | TIMSK0 | - | - | - | - | - | OCIEOB | OCIEOA | TOIE0 | 112 |
| (0x6D) | PCMSK2 | PCINT23 | PCINT22 | PCINT21 | PCINT20 | PCINT19 | PCINT18 | PCINT17 | PCINT16 | 75 |
| (0x6C) | PCMSK1 | - | PCINT14 | PCINT13 | PCINT12 | PCINT11 | PCINT10 | PCINT9 | PCINT8 | 75 |
| (0x6B) | PCMSK0 | PCINT7 | PCINT6 | PCINT5 | PCINT4 | PCINT3 | PCINT2 | PCINT1 | PCINT0 | 75 |
| (0x6A) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x69) | EICRA | - | - | - | - | ISC11 | ISC10 | ISC01 | ISC00 | 72 |
| (0x68) | PCICR | - | - | - | - | - | PCIE2 | PCIE1 | PCIE0 |  |
| (0x67) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x66) | OSCCAL | Oscillator Calibration Register |  |  |  |  |  |  |  | 38 |
| (0x65) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x64) | PRR | PRTWI | PRTIM2 | PRTIM0 | - | PRTIM1 | PRSPI | PRUSARTO | PRADC | 43 |
| (0x63) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x62) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x61) | CLKPR | CLKPCE | - | - | - | CLKPS3 | CLKPS2 | CLKPS1 | CLKPSO | 38 |
| (0x60) | WDTCSR | WDIF | WDIE | WDP3 | WDCE | WDE | WDP2 | WDP1 | WDP0 | 55 |
| $0 \times 3 \mathrm{~F}$ (0x5F) | SREG | I | T | H | S | V | N | Z | C | 10 |
| 0x3E (0x5E) | SPH | - | - | - | - | - | (SP10) ${ }^{5}$ | SP9 | SP8 | 13 |
| 0x3D (0x5D) | SPL | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 | 13 |
| $0 \times 3 \mathrm{C}$ (0x5C) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x3B (0x5B) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 3 \mathrm{~A}(0 \times 5 \mathrm{~A})$ | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 39$ (0x59) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x38 (0x58) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 37$ (0x57) | SPMCSR | SPMIE | (RWWSB) ${ }^{5}$ | - | (RWWSRE) ${ }^{5}$ | BLBSET | PGWRT | PGERS | SELFPRGEN | 292 |
| $0 \times 36$ (0x56) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 35$ (0x55) | MCUCR | - | BODS | BODSE | PUD | - | - | IVSEL | IVCE | 45/69/93 |
| $0 \times 34$ (0x54) | MCUSR | - | - | - | - | WDRF | BORF | EXTRF | PORF | 55 |
| $0 \times 33$ (0x53) | SMCR | - | - | - | - | SM2 | SM1 | SM0 | SE | 41 |
| 0x32 (0x52) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 31$ (0x51) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 30$ (0x50) | ACSR | ACD | ACBG | ACO | ACI | ACIE | ACIC | ACIS1 | ACISO | 248 |
| 0x2F (0x4F) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x2E (0x4E) | SPDR | SPI Data Register |  |  |  |  |  |  |  | 176 |
| 0x2D (0x4D) | SPSR | SPIF | WCOL | - | - | - | - | - | SPI2X | 175 |
| 0x2C (0x4C) | SPCR | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | 174 |
| 0x2B (0x4B) | GPIOR2 | General Purpose I/O Register 2 |  |  |  |  |  |  |  | 26 |
| 0x2A (0x4A) | GPIOR1 | General Purpose I/O Register 1 |  |  |  |  |  |  |  | 26 |
| 0x29 (0x49) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 28$ (0x48) | OCROB | Timer/Counter0 Output Compare Register B |  |  |  |  |  |  |  |  |
| 0x27 (0x47) | OCROA | Timer/Counter0 Output Compare Register A |  |  |  |  |  |  |  |  |
| 0x26 (0x46) | TCNT0 | Timer/Counter0 (8-bit) |  |  |  |  |  |  |  |  |
| 0x25 (0x45) | TCCROB | FOCOA | FOCOB | - | - | WGM02 | CSO2 | CS01 | CSOO |  |
| 0x24 (0x44) | TCCROA | COM0A1 | COMOAO | COM0B1 | COMOB0 | - | - | WGM01 | WGM00 |  |
| 0x23 (0x43) | GTCCR | TSM | - | - | - | - | - | PSRASY | PSRSYNC | 144/166 |
| $0 \times 22$ (0x42) | EEARH | (EEPROM Address Register High Byte) ${ }^{5}$ |  |  |  |  |  |  |  | 22 |
| $0 \times 21$ (0x41) | EEARL | EEPROM Address Register Low Byte |  |  |  |  |  |  |  | 22 |
| $0 \times 20$ ( $0 \times 40$ ) | EEDR | EEPROM Data Register |  |  |  |  |  |  |  | 22 |
| 0x1F (0x3F) | EECR | - | - | EEPM1 | EEPM0 | EERIE | EEMPE | EEPE | EERE | 22 |
| 0x1E (0x3E) | GPIOR0 | General Purpose I/O Register 0 |  |  |  |  |  |  |  | 26 |
| 0x1D (0x3D) | EIMSK | - | - | - | - | - | - | INT1 | INT0 | 73 |
| $0 \times 1 \mathrm{C}(0 \times 3 \mathrm{C})$ | EIFR | - | - | - | - | - | - | INTF1 | INTF0 | 73 |

# ATmega48P/88P/168P/328P 

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x1B (0x3B) | PCIFR | - | - | - | - | - | PCIF2 | PCIF1 | PCIF0 |  |
| $0 \times 1 \mathrm{~A}(0 \times 3 \mathrm{~A})$ | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 19$ (0x39) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 18$ (0x38) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 17$ (0x37) | TIFR2 | - | - | - | - | - | OCF2B | OCF2A | TOV2 | 164 |
| 0x16 (0x36) | TIFR1 | - | - | ICF1 | - | - | OCF1B | OCF1A | TOV1 | 141 |
| 0x15 (0x35) | TIFR0 | - | - | - | - | - | OCFOB | OCFOA | TOV0 |  |
| $0 \times 14$ (0x34) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 13$ (0x33) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 12$ (0x32) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 11$ (0x31) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 10$ (0x30) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x0F (0x2F) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x0E (0x2E) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x0D (0x2D) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x0C (0x2C) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 0 \mathrm{~B}(0 \times 2 \mathrm{~B})$ | PORTD | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | 94 |
| $0 \times 0 \mathrm{~A}(0 \times 2 \mathrm{~A})$ | DDRD | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | 94 |
| $0 \times 09$ (0x29) | PIND | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | 94 |
| 0x08 (0x28) | PORTC | - | PORTC6 | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | 93 |
| 0x07 (0x27) | DDRC | - | DDC6 | DDC5 | DDC4 | DDC3 | DDC2 | DDC1 | DDC0 | 93 |
| 0x06 (0x26) | PINC | - | PINC6 | PINC5 | PINC4 | PINC3 | PINC2 | PINC1 | PINC0 | 93 |
| 0x05 (0x25) | PORTB | PORTB7 | PORTB6 | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | 93 |
| 0x04 (0x24) | DDRB | DDB7 | DDB6 | DDB5 | DDB4 | DDB3 | DDB2 | DDB1 | DDB0 | 93 |
| 0x03 (0x23) | PINB | PINB7 | PINB6 | PINB5 | PINB4 | PINB3 | PINB2 | PINB1 | PINB0 | 93 |
| 0x02 (0x22) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x01 (0x21) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x0 (0x20) | Reserved | - | - | - | - | - | - | - | - |  |

Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
2. I/O Registers within the address range $0 \times 00-0 \times 1 \mathrm{~F}$ are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers $0 \times 00$ to $0 \times 1 \mathrm{~F}$ only.
4. When using the $\mathrm{I} / \mathrm{O}$ specific commands IN and OUT, the I/O addresses $0 \times 00-0 \times 3 \mathrm{~F}$ must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega48P/88P/168P/328P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60-0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.
5. Only valid for ATmega88P/168P/328P.
5. Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC AND LOGIC INSTRUCTIONS |  |  |  |  |  |
| ADD | Rd, Rr | Add two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}$ | Z,C,N, v, H | 1 |
| ADC | Rd, Rr | Add with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$ | Z,C,N,V,H | 1 |
| ADIW | Rdi, K | Add Immediate to Word | Rdh:Rdl $\leftarrow$ Rdh:Rdl + K | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}$ | Z,C,N, V, H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}$ | Z,C,N,V,H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}-\mathrm{C}$ | Z,C,N, V, H | 1 |
| SBIW | Rdi, K | Subtract Immediate from Word | Rdh:RdI $\leftarrow$ Rdh:Rdl - K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rr}$ | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{K}$ | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} v \mathrm{Rr}$ | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd}$ v K | Z,N,V | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rr}$ | Z,N,V | 1 |
| COM | Rd | One's Complement | $\mathrm{Rd} \leftarrow 0 \mathrm{xFF}-\mathrm{Rd}$ | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | $\mathrm{Rd} \leftarrow 0 \times 00-\mathrm{Rd}$ | Z,C,N,V,H | 1 |
| SBR | Rd,K | Set Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rdv} \mathrm{K}$ | Z,N,V | 1 |
| CBR | Rd, K | Clear Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet(0 x F F-K)$ | Z,N,V | 1 |
| INC | Rd | Increment | $\mathrm{Rd} \leftarrow \mathrm{Rd}+1$ | Z,N,V | 1 |
| DEC | Rd | Decrement | $\mathrm{Rd} \leftarrow \mathrm{Rd}-1$ | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rd}$ | Z,N,V | 1 |
| CLR | Rd | Clear Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rd}$ | Z,N,V | 1 |
| SER | Rd | Set Register | $\mathrm{Rd} \leftarrow 0 \mathrm{xFF}$ | None | 1 |
| MUL | Rd, Rr | Multiply Unsigned | $\mathrm{R} 1: \mathrm{R} 0 \leftarrow \mathrm{Rd} \times \mathrm{Rr}$ | Z,C | 2 |
| MULS | Rd, Rr | Multiply Signed | $\mathrm{R} 1: \mathrm{R} 0 \leftarrow \mathrm{Rd} \times \mathrm{Rr}$ | Z,C | 2 |
| MULSU | Rd, Rr | Multiply Signed with Unsigned | $\mathrm{R} 1: \mathrm{R0} 5 \mathrm{Rd} \times \mathrm{Rr}$ | Z,C | 2 |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | $\mathrm{R} 1: \mathrm{RO} \leftarrow(\mathrm{Rd} \times \mathrm{Rr}) \ll 1$ | Z,C | 2 |
| FMULS | Rd, Rr | Fractional Multiply Signed | $\mathrm{R} 1: \mathrm{RO} \leftarrow(\mathrm{Rd} \times \mathrm{Rr}) \ll 1$ | Z,C | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | $\mathrm{R} 1: \mathrm{R0} \leftarrow(\mathrm{Rd} \times \mathrm{Rr}) \ll 1$ | Z,C | 2 |
| BRANCH INSTRUCTIONS |  |  |  |  |  |
| RJMP | k | Relative Jump | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 2 |
| IJMP |  | Indirect Jump to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 2 |
| JMP ${ }^{(1)}$ | k | Direct Jump | $\mathrm{PC} \leftarrow \mathrm{k}$ | None | 3 |
| RCALL | k | Relative Subroutine Call | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 3 |
| ICALL |  | Indirect Call to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 3 |
| CALL ${ }^{(1)}$ | k | Direct Subroutine Call | $\mathrm{PC} \leftarrow \mathrm{k}$ | None | 4 |
| RET |  | Subroutine Return | $\mathrm{PC} \leftarrow$ STACK | None | 4 |
| RETI |  | Interrupt Return | $\mathrm{PC} \leftarrow$ STACK | I | 4 |
| CPSE | Rd, Rr | Compare, Skip if Equal | if ( $\mathrm{Rd}=\mathrm{Rr}$ ) $\mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| CP | Rd, Rr | Compare | Rd - Rr | Z, N, V, C, H | 1 |
| CPC | Rd, Rr | Compare with Carry | $\mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | Z, N,V,C,H | 1 |
| CPI | Rd,K | Compare Register with Immediate | Rd-K | Z, N,V,C,H | 1 |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if $(\operatorname{Rr}(\mathrm{b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBRS | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register is Set | if $(\operatorname{Rr}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if $(P(b)=0) P C \leftarrow P C+2$ or 3 | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if $(P(b)=1) P C \leftarrow P C+2$ or 3 | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then PC ¢ $\leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) $=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BREQ | k | Branch if Equal | if $(Z=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRNE | k | Branch if Not Equal | if $(\mathrm{Z}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRCS | k | Branch if Carry Set | if $(C=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if ( $\mathrm{C}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if $(\mathrm{C}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLO | k | Branch if Lower | if ( $\mathrm{C}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRMI | k | Branch if Minus | if ( $\mathrm{N}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRPL | k | Branch if Plus | if ( $\mathrm{N}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if ( $\mathrm{N} \oplus \mathrm{V}=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLT | k | Branch if Less Than Zero, Signed | if ( $\mathrm{N} \oplus \mathrm{V}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHS | k | Branch if Half Carry Flag Set | if ( $\mathrm{H}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHC | k | Branch if Half Carry Flag Cleared | if ( $\mathrm{H}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTS | k | Branch if T Flag Set | if $(T=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTC | k | Branch if T Flag Cleared | if ( $\mathrm{T}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVS | k | Branch if Overflow Flag is Set | if $(\mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVC | k | Branch if Overflow Flag is Cleared | if $(\mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |

ATmega48P/88P/168P/328P

| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BRIE | k | Branch if Interrupt Enabled | if ( $\mathrm{I}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if $(1=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BIT AND BIT-TEST INSTRUCTIONS |  |  |  |  |  |
| SBI | P, b | Set Bit in I/O Register | $1 / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 1$ | None | 2 |
| CBI | P, b | Clear Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 0$ | None | 2 |
| LSL | Rd | Logical Shift Left | $\mathrm{Rd}(\mathrm{n}+1) \leftarrow \operatorname{Rd}(\mathrm{n}), \mathrm{Rd}(0) \leftarrow 0$ | Z,C,N, V | 1 |
| LSR | Rd | Logical Shift Right | $\mathrm{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{Rd}(7) \leftarrow 0$ | Z,C,N, V | 1 |
| ROL | Rd | Rotate Left Through Carry | $\operatorname{Rd}(0) \leftarrow \mathrm{C}, \mathrm{Rd}(\mathrm{n}+1) \leftarrow \operatorname{Rd}(\mathrm{n}), \mathrm{C} \leftarrow \operatorname{Rd}(7)$ | Z,C,N, V | 1 |
| ROR | Rd | Rotate Right Through Carry | $\operatorname{Rd}(7) \leftarrow C, \operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{C} \leftarrow \operatorname{Rd}(0)$ | Z,C,N, V | 1 |
| ASR | Rd | Arithmetic Shift Right | $\operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{n}=0 . .6$ | Z,C,N, V | 1 |
| SWAP | Rd | Swap Nibbles | $\operatorname{Rd}(3.0) \leftarrow \operatorname{Rd}(7 . .4), \operatorname{Rd}(7 . .4) \leftarrow \operatorname{Rd}(3 . .0)$ | None | 1 |
| BSET | s | Flag Set | SREG(s) $\leftarrow 1$ | SREG(s) | 1 |
| BCLR | s | Flag Clear | SREG $(\mathrm{s}) \leftarrow 0$ | SREG(s) | 1 |
| BST | $\mathrm{Rr}, \mathrm{b}$ | Bit Store from Register to T | $\mathrm{T} \leftarrow \operatorname{Rr}$ (b) | T | 1 |
| BLD | Rd, b | Bit load from T to Register | $\operatorname{Rd}(\mathrm{b}) \leftarrow \mathrm{T}$ | None | 1 |
| SEC |  | Set Carry | $\mathrm{C} \leftarrow 1$ | C | 1 |
| CLC |  | Clear Carry | $\mathrm{C} \leftarrow 0$ | C | 1 |
| SEN |  | Set Negative Flag | $\mathrm{N} \leftarrow 1$ | N | 1 |
| CLN |  | Clear Negative Flag | $\mathrm{N} \leftarrow 0$ | N | 1 |
| SEZ |  | Set Zero Flag | $\mathrm{Z} \leftarrow 1$ | Z | 1 |
| CLZ |  | Clear Zero Flag | $\mathrm{Z} \leftarrow 0$ | Z | 1 |
| SEI |  | Global Interrupt Enable | $1 \leftarrow 1$ | 1 | 1 |
| CLI |  | Global Interrupt Disable | $1 \leftarrow 0$ | 1 | 1 |
| SES |  | Set Signed Test Flag | $\mathrm{S} \leftarrow 1$ | S | 1 |
| CLS |  | Clear Signed Test Flag | $\mathrm{S} \leftarrow 0$ | S | 1 |
| SEV |  | Set Twos Complement Overflow. | $V \leftarrow 1$ | V | 1 |
| CLV |  | Clear Twos Complement Overflow | $\mathrm{V} \leftarrow 0$ | V | 1 |
| SET |  | Set T in SREG | $\mathrm{T} \leftarrow 1$ | T | 1 |
| CLT |  | Clear T in SREG | $\mathrm{T} \leftarrow 0$ | T | 1 |
| SEH |  | Set Half Carry Flag in SREG | $\mathrm{H} \leftarrow 1$ | H | 1 |
| CLH |  | Clear Half Carry Flag in SREG | $\mathrm{H} \leftarrow 0$ | H | 1 |
| DATA TRANSFER INSTRUCTIONS |  |  |  |  |  |
| MOV | Rd, Rr | Move Between Registers | $\mathrm{Rd} \leftarrow \mathrm{Rr}$ | None | 1 |
| MOVW | Rd, Rr | Copy Register Word | $\mathrm{Rd}+1: \mathrm{Rd} \leftarrow \mathrm{Rr}+1: \mathrm{Rr}$ | None | 1 |
| LDI | Rd, K | Load Immediate | $\mathrm{Rd} \leftarrow \mathrm{K}$ | None | 1 |
| LD | Rd, X | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, $\mathrm{X}_{+}$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{X}), \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| LD | Rd, - X | Load Indirect and Pre-Dec. | $\mathrm{X} \leftarrow \mathrm{X}-1, \mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, Y | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LD | Rd, $\mathrm{Y}+$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Y}), \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| LD | Rd, - Y | Load Indirect and Pre-Dec. | $\mathrm{Y} \leftarrow \mathrm{Y}-1, \mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LDD | Rd, $\mathrm{Y}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$ | None | 2 |
| LD | Rd, Z | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LD | Rd, $\mathrm{Z}_{+}$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-Dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1, \mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LDD | Rd, $\mathrm{Z}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Z}+\mathrm{q})$ | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | $\mathrm{Rd} \leftarrow(\mathrm{k})$ | None | 2 |
| ST | $\mathrm{X}, \mathrm{Rr}$ | Store Indirect | $(\mathrm{X}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | X + , Rr | Store Indirect and Post-Inc. | $(\mathrm{X}) \leftarrow \mathrm{Rr}, \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| ST | - X, Rr | Store Indirect and Pre-Dec. | $X \leftarrow X-1,(X) \leftarrow R \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{Y}, \mathrm{Rr}$ | Store Indirect | $(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | Y + , Rr | Store Indirect and Post-Inc. | $(\mathrm{Y}) \leftarrow \mathrm{Rr}, \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| ST | - $\mathrm{Y}, \mathrm{Rr}$ | Store Indirect and Pre-Dec. | $\mathrm{Y} \leftarrow \mathrm{Y}-1,(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | $\mathrm{Y}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(\mathrm{Y}+\mathrm{q}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{Z}, \mathrm{Rr}$ | Store Indirect | $(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | Z + , Rr | Store Indirect and Post-Inc. | $(Z) \leftarrow \operatorname{Rr}, \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| ST | -Z, Rr | Store Indirect and Pre-Dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1,(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | $\mathrm{Z}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(Z+q) \leftarrow R \mathrm{r}$ | None | 2 |
| STS | k, Rr | Store Direct to SRAM | $(\mathrm{k}) \leftarrow \mathrm{Rr}$ | None | 2 |
| LPM |  | Load Program Memory | $\mathrm{R} 0 \leftarrow(\mathrm{Z})$ | None | 3 |
| LPM | Rd, Z | Load Program Memory | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 3 |
| LPM | Rd, $\mathrm{Z}_{+}$ | Load Program Memory and Post-Inc | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 3 |
| SPM |  | Store Program Memory | $(\mathrm{Z}) \leftarrow \mathrm{R} 1: \mathrm{R} 0$ | None | - |
| IN | Rd, P | In Port | $\mathrm{Rd} \leftarrow \mathrm{P}$ | None | 1 |
| OUT | $\mathrm{P}, \mathrm{Rr}$ | Out Port | $\mathrm{P} \leftarrow \mathrm{Rr}$ | None | 1 |
| PUSH | Rr | Push Register on Stack | STACK $\leftarrow \operatorname{Rr}$ | None | 2 |


| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POP | Rd | Pop Register from Stack | $\mathrm{Rd} \leftarrow$ STACK | None | 2 |
| MCU CONTROL INSTRUCTIONS |  |  |  |  |  |
| NOP |  | No Operation |  | None | 1 |
| SLEEP |  | Sleep | (see specific descr. for Sleep function) | None | 1 |
| WDR |  | Watchdog Reset | (see specific descr. for WDR/timer) | None | 1 |
| BREAK |  | Break | For On-chip Debug Only | None | N/A |

Note: 1. These instructions are only available in ATmega168P.

## 6. Ordering Information

### 6.1 ATmega48P

| Speed (MHz) | Power Supply | Ordering Code ${ }^{(2)}$ | Package $^{(1)}$ | Operational Range |
| :---: | :--- | :--- | :--- | :--- |
| $10^{(3)}$ | $1.8-5.5$ | ATmega48PV-10AU | 32 A |  |
|  |  | ATmega48PV-10MMU | 28 M 1 | Industrial |
|  |  | ATmega48PV-10MU | $32 \mathrm{M} 1-\mathrm{A}$ | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |
|  |  | ATmega48PV-10PU | 28 P 3 |  |
| $20^{(3)}$ | $2.7-5.5$ | ATmega48P-20AU | 32 A |  |
|  |  | ATmega48PV-20MMU | 28 M 1 | Industrial |
|  |  | ATmega48P-20MU | $32 \mathrm{M} 1-\mathrm{A}$ | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |
|  |  | ATmega48P-20PU | 28 P 3 |  |

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive).Also Halide free and fully Green.
3. See Figure 27-1 on page 314 and Figure 27-2 on page 314.

| Package Type |  |
| :--- | :--- |
| 32A | 32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP) |
| 28M1 | 28-pad, $4 \times 4 \times 1.0$ body, Lead Pitch 0.45 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |
| 32M1-A | 32-pad, $5 \times 5 \times 1.0$ body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |
| 28P3 | 28-lead, 0.300 " Wide, Plastic Dual Inline Package (PDIP) |

### 6.2 ATmega88P

| Speed (MHz) | Power Supply | Ordering Code ${ }^{(2)}$ | Package $^{(1)}$ | Operational Range |
| :---: | :---: | :--- | :--- | :---: |
| $10^{(3)}$ | $1.8-5.5$ | ATmega88PV-10AU | 32 A | $32 \mathrm{M} 1-\mathrm{A}$ |
|  |  | ATmega88PV-10MU | 28 P 3 | Industrial |
|  |  | ATmega88PV-10PU | $320^{\circ} \mathrm{C}$ to $\left.85^{\circ} \mathrm{C}\right)$ |  |
| $20^{(3)}$ | $2.7-5.5$ | ATmega88P-20AU | $32 \mathrm{M} 1-\mathrm{A}$ | Industrial |
|  |  | ATmega88P-20MU | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |  |

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive).Also Halide free and fully Green.
3. See Figure 27-1 on page 314 and Figure 27-2 on page 314.

| Package Type |  |
| :--- | :--- |
| 32A | 32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP) |
| 28P3 | 28-lead, 0.300 " Wide, Plastic Dual Inline Package (PDIP) |
| 32M1-A | 32-pad, $5 \times 5 \times 1.0$ body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |

### 6.3 ATmega168P

| Speed (MHz) ${ }^{(3)}$ | Power Supply | Ordering Code $^{(2)}$ | Package $^{(1)}$ |
| :---: | :---: | :--- | :--- |
| 10 | $1.8-5.5$ | ATmega168PV-10AU | 32 A |
|  |  | ATmega168PV-10MU | $32 \mathrm{M} 1-\mathrm{A}$ |
|  |  | ATmega168PV-10PU | 28 P 3 |

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive).Also Halide free and fully Green.
3. See Figure 27-1 on page 314 and Figure 27-2 on page 314.

| Package Type |  |
| :--- | :--- |
| 32A | 32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP) |
| 28P3 | 28-lead, 0.300 " Wide, Plastic Dual Inline Package (PDIP) |
| 32M1-A | 32-pad, $5 \times 5 \times 1.0$ body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |

### 6.4 ATmega328P

| Speed (MHz) $)^{(3)}$ | Power Supply | Ordering Code ${ }^{(2)}$ | Package $^{(1)}$ |
| :---: | :---: | :--- | :--- |
| 10 | $1.8-5.5$ | ATmega328PV-10AU | 32 A |
|  |  | ATmega328PV-10MU | $32 \mathrm{M} 1-\mathrm{A}$ |
|  |  | ATmega328PV-10PU | 28 P 3 |

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive).Also Halide free and fully Green.
3. See Figure 27-1 on page 314 and Figure 27-2 on page 314.

| Package Type |  |
| :--- | :--- |
| 32A | 32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP) |
| 28P3 | 28-lead, 0.300 " Wide, Plastic Dual Inline Package (PDIP) |
| 32M1-A | 32-pad, $5 \times 5 \times 1.0$ body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |

## 7. Packaging Information

## $7.1 \quad 32 \mathrm{~A}$



COMMON DIMENSIONS
(Unit of Measure $=\mathrm{mm}$ )

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| A | - | - | 1.20 |  |
| A1 | 0.05 | - | 0.15 |  |
| A2 | 0.95 | 1.00 | 1.05 |  |
| D | 8.75 | 9.00 | 9.25 |  |
| D1 | 6.90 | 7.00 | 7.10 | Note 2 |
| E | 8.75 | 9.00 | 9.25 |  |
| E1 | 6.90 | 7.00 | 7.10 | Note 2 |
| B | 0.30 | - | 0.45 |  |
| C | 0.09 | - | 0.20 |  |
| L | 0.45 | - | 0.75 |  |
| e | 0.80 TYP |  |  |  |

10/5/2001


### 7.2 28M1



TOP VIEW


BOTTOM VIEW

Note: The terminal \#1 ID is a Laser-marked Feature.


COMMON DIMENSIONS
(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.80 | 0.90 | 1.00 |  |  |  |
| A1 | 0.00 | 0.02 | 0.05 |  |  |  |
| b | 0.17 | 0.22 | 0.27 |  |  |  |
| C | 0.20 REF |  |  |  |  |  |
| D | 3.95 | 4.00 | 4.05 |  |  |  |
| D2 | 2.35 | 2.40 | 2.45 |  |  |  |
| E | 3.95 | 4.00 | 4.05 |  |  |  |
| E2 | 2.35 | 2.40 | 2.45 |  |  |  |
| e | 0.45 |  |  |  |  |  |
| L | 0.35 | 0.40 | 0.45 |  |  |  |
| y | 0.00 | - | 0.08 |  |  |  |
| K | 0.20 | - | - |  |  |  |

TITLE
28M1, 28-pad, $4 \times 4 \times 1.0 \mathrm{~mm}$ Body, Lead Pitch 0.45 mm ,

## $7.3 \quad 32 \mathrm{M} 1-\mathrm{A}$



## $7.4 \quad$ 28P3



# ATmega48P/88P/168P/328P 

## 8. Errata

### 8.1 Errata ATmega48P

The revision letter in this section refers to the revision of the ATmega48P device.
8.1.1 Rev. B

No known errata.
8.1.2 Rev. A

Not Sampled.

### 8.2 Errata ATmega88P

The revision letter in this section refers to the revision of the ATmega88P device.

### 8.2.1 Rev. A

No known errata.

### 8.3 Errata ATmega168P

The revision letter in this section refers to the revision of the ATmega168P device.
8.3.1 Rev A

No known errata.

### 8.4 Errata ATmega328P

The revision letter in this section refers to the revision of the ATmega168P device.

### 8.4.1 Rev A

No known errata.

## 9. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

### 9.1 Rev. 2545A-07/07

1. Initial revision.

## Headquarters

## Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

International

| Atmel Asia | Atmel Europe | Atmel Japan |
| :--- | :--- | :--- |
| Room 1219 | Le Krebs | 9F, Tonetsu Shinkawa Bldg. |
| Chinachem Golden Plaza | 8, Rue Jean-Pierre Timbaud | 1-24-8 Shinkawa |
| 77 Mody Road Tsimshatsui | BP 309 | Chuo-ku, Tokyo 104-0033 |
| East Kowloon | 78054 Saint-Quentin-en- | Japan |
| Hong Kong | Yvelines Cedex | Tel: (81) 3-3523-3551 |
| Tel: (852) 2721-9778 | France | Fax: (81) 3-3523-7581 |
| Fax: (852) 2722-1369 | Tel: (33) 1-30-60-70-00 |  |
|  | Fax: (33) 1-30-60-71-11 |  |

## Atmel Japan

F, Tonetsu Shinkawa Bldg

Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

## Product Contact

| Web Site | Technical Support | Sales Contact <br> www.atmel.com |
| :--- | :--- | :--- |
| avr@atmel.com | www.atmel.com/contacts |  |

## Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
© 2007 Atmel Corporation. All rights reserved. Atmel ${ }^{\circledR}$, logo and combinations thereof, AVR ${ }^{\circledR}$, AVR Studio ${ }^{\circledR}$, and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

